

**In the Claims**

The following is a complete listing of the claims and replace all prior claims in the application:

1           1.       (Currently Amended) A data channel, comprising:  
2           a digital-to-analog converter (DAC) circuit including a variable gain amplifier  
3       (VGA), the DAC circuit providing digital outputs at an analog-to-digital converter (ADC)  
4       in response to read signal analog inputs and DAC digital inputs; and  
5           a controller, coupled to the DAC circuit, for determining a read head channel  
6       amplitude based upon generating at least two input signals of different amplitudes,  
7       obtaining a VGA gain code associated with the at least two input signals of different  
8       amplitudes and calculating an ADC code spread using code received from the ADC  
9       ~~programming of the DAC, code received from the ADC and gain code obtained from the~~  
10       ~~VGA.~~

1           2.       (Original)     The data channel of claim 1, wherein the code from the  
2       ADC is a code detect signal.

1           3.       (Original)     The data channel of claim 1, wherein the code from the  
2       ADC is a trip code.

1           4.       (Original)     The data channel of claim 1, wherein the code from the  
2       ADC is at least one digital output of the ADC.

1           5.       (Original)     The data channel of claim 1, wherein the DAC circuit  
2 further comprises an analog processing device for providing a predetermined output  
3 signal to the VGA in response to a DAC input.

1           6.       (Original)     The data channel of claim 5, wherein the analog processing  
2 device comprises an analog switch for providing a selection between input signals.

1           7.       (Original)     The data channel of claim 6, wherein the selection between  
2 input signals provides an output signal having predetermined high and low amplitudes.

1           8.       (Original)     The data channel of claim 5, wherein the controller causes  
2 the DAC to provide low and high codes to the analog processing circuit, wherein the  
3 VGA applies gain on both of the signals from the analog processing circuit resulting from  
4 the high and low codes from the DAC, the VGA applying gain until the output of the  
5 ADC reaches a level determined by a predetermined trip code.

1           9.       (Original)     The data channel of claim 1, wherein head amplitude  
2 characterization is performed once with data filtering and again with the servo filtering to  
3 generate both data VGA gain values and servo VGA gain values, the data VGA gain  
4 values and servo VGA gain values being used to determine the input amplitude of the  
5 data channel.

1           10.     (Currently Amended) An analog front end for a read channel, comprising:  
2           an analog processing circuit for receiving read signals;  
3           a digital-to-analog converter (DAC), coupled to the analog processing circuit for  
4     providing high and low control signals to the analog processing circuit for producing  
5     predetermined analog processing circuit output signals;  
6           a variable gain amplifier (VGA), coupled to the analog processing circuit, for  
7     processing the predetermined analog processing circuit output signals using VGA gain  
8     codes for producing amplified signals;  
9           an analog-to-digital converter (ADC), coupled to the VGA, for producing an  
10    ADC code spread in response to the amplified signals;  
11          memory for storing an amplitude of two input signals, the ADC code spread  
12    associated with the two input signals and two VGA gain codes associated with the two  
13    input signals and corresponding high and low DAC control signals; and  
14          a processor, coupled to the memory, for calculating a read head channel amplitude  
15    ~~an amplitude of any input signal~~ using an equation derived from the amplitude of the two  
16    input signals, the ADC code spread associated with the two input signals and the two  
17    VGA gain codes associated with the two input signals and corresponding high and low  
18    DAC control signals.

1           11.     (Original)     The analog front end of claim 10, wherein the analog  
2     processing device comprises an analog switch for providing a selection between input  
3     signals.

1           12.    (Original)    The analog front end of claim 11, wherein the DAC and  
2   analog processing device provides two output signals having predetermined high and low  
3   amplitudes.

1           13.    (Original)    The analog front end of claim 10, wherein the processor  
2   derives the equation using both data filtering and servo filtering for providing both data  
3   VGA gain values and servo VGA gain values.

1           14.     (Currently Amended) A magnetic storage device, comprising:  
2           a magnetic storage medium for recording data thereon;  
3           a motor for moving the magnetic storage medium;  
4           a head for reading and writing data on the magnetic storage medium;  
5           an actuator for positioning the head relative to the magnetic storage medium; and  
6           a data channel for processing encoded signals form the magnetic storage medium,  
7     the data channel comprising  
8                 a digital-to-analog converter (DAC) circuit including a variable gain  
9     amplifier (VGA), the DAC circuit providing digital outputs at an analog-to-digital  
10    converter (ADC) in response to read signal analog inputs and DAC digital inputs; and  
11                 a controller, coupled to the DAC circuit, for determining read head  
12    channel amplitude based upon generating at least two input signals of different  
13    amplitudes, obtaining a VGA gain code associated with the at least two input signals of  
14    different amplitudes and calculating an ADC code spread using code received from the  
15    ADC programming of the DAC, code received from the ADC and gain code obtained  
16    from the VGA.

1           15.     (Original)     The magnetic storage device of claim 14, wherein the code  
2     from the ADC is a code detect signal.

1           16.     (Original)     The magnetic storage device of claim 14, wherein the code  
2     from the ADC is a trip code.

1           17.     (Original)     The magnetic storage device of claim 14, wherein the code  
2     from the ADC is at least one digital output of the ADC.

1           18.     (Original)     The magnetic storage device of claim 14, wherein the DAC  
2     circuit further comprises an analog processing device for providing a predetermined  
3     output signal to the VGA in response to a DAC input.

1           19.     (Original)     The magnetic storage device of claim 18, wherein the  
2     analog processing device comprises an analog switch for providing a selection between  
3     input signals.

1           20.     (Original)     The magnetic storage device of claim 19, wherein the  
2     selection between input signals provides allows an output signal having predetermined  
3     high and low amplitudes.

1           21.     (Original)     The magnetic storage device of claim 18, wherein the  
2     controller causes the DAC to provide low and high codes to the analog processing circuit,  
3     wherein the VGA applies gain on both of the signals from the analog processing circuit  
4     resulting from the high and low codes from the DAC, the VGA applying gain until the  
5     output of the ADC reaches a level determined by a predetermined trip code.

1           22.     (Original)     The magnetic storage device of claim 14, wherein head  
2     amplitude characterization is performed once with data filtering and again with the servo  
3     filtering to generate both data VGA gain values and servo VGA gain values, the data  
4     VGA gain values and servo VGA gain values being used to determine the input  
5     amplitude of the data channel.

1           23.     (Currently Amended) A data channel, comprising:  
2                 means for providing input signals;  
3                 means, coupled to the means for providing input signals, for providing controls  
4     signals to the means for providing input signals;  
5                 means, coupled to the means for providing input signals, for amplifying signals  
6     from the means for providing input signals;  
7                 means, coupled to the means for providing control signals, for providing digital  
8     outputs in response to signals from the means for amplifying and to the control signals;  
9     and  
10                means, coupled to the means for providing digital outputs, for determining a read  
11     head channel amplitude based upon generating at least two input signals of different  
12     amplitudes, obtaining a VGA gain code associated with the at least two input signals of  
13     different amplitudes and calculating an ADC code spread using code received from the  
14     means for providing digital outputs ~~programming of the means for providing controls~~  
15     ~~signals, code provided to the means for providing input signals, and gain code obtained~~  
16     ~~from the means for amplifying the input signals.~~

1           24.     (Currently Amended) A magnetic storage device, comprising:  
2           means for recording data thereon;  
3           means for moving the means for recording data;  
4           means for reading and writing data on the means for recording data;  
5           means for positioning the means for reading and writing relative to the means for  
6 recording data; and  
7           means for processing encoded signals from the means for recording, the means  
8 for processing encoded signals comprising  
9                 means for providing input signals;  
10                means, coupled to the means for providing input signals, for providing  
11 controls signals to the means for providing input signals;  
12                means, coupled to the means for providing input signals, for amplifying  
13 signals from the means for providing input signals;  
14                means, coupled to the means for providing control signals, for providing  
15 digital outputs in response to signals from the means for amplifying and to the control  
16 signals; and  
17                means, coupled to the means for providing digital outputs, for determining  
18 a read head channel amplitude based generating at least two input signals of different  
19 amplitudes, obtaining a VGA gain code associated with the at least two input signals of  
20 different amplitudes and calculating an ADC code spread using code received from the  
21 means for providing digital outputs ~~upon programming of the means for providing~~



Appl. No. 10/811,523  
HSJ920030162US1(HITG.059PA)  
Amdt. Dated August 18, 2005  
Reply to Office Action of May 18, 2005

- 22 ~~controls signals, code provided to the means for providing input signals, and gain code~~
- 23 ~~obtained from the means for amplifying the input signals.~~